Abstract. Global navigation satellite systems, e.g. the current GPS and the future European Galileo system, are frequently used in car navigation systems or smart phones to determine the position of a user. The calculation of the mobile position is based on the signal propagation times between the satellites and the mobile terminal. Further, the satellites need to be line-of-sight to the receiver for exact position calculation. However, in an urban area, the direct path may be blocked and the resulting multipath propagation causes errors in the order of tens of meters for each measurement.
Introduction
Currently, personal navigation devices (PNDs) and smartphones are widely used for car and pedestrian navigation or location based services (LBS). These devices employ mass market global navigation satellite systems (GNSSs) receivers, e.g. for the current GPS and GLONASS or the future European Galileo system. A GNSS receiver determines its position uniquely by measuring and calculating the signal propagation time from at least four different satellite signals. State-of-the-art mass market GNSS receivers measure and track the time of arrival (TOA) of the satellite signals with narrow early-minus-late (NEML) delay-locked loops (DLLs). NEML DLLs result in the optimum TOA estimates when there is a direct line-of-sight (LOS) between the satellite and GNSS receiver and the signal reception is not disturbed by multipath propagation.
Often, LBS are used in cities where the satellite signals are subject to diffraction, refraction, and scattering resulting in multipath propagation. Thus, the positioning accuracy of state-of-the art mass market GNSS receivers with NEML DLLs will be degraded from a few meters to several tens of meters. In van Nee et al. (1994) , maximum likelihood (ML) multipath estimation (ME) algorithms can mitigate these errors but are computationally too expensive for mass market GNSS receivers in terms of computing power and power consumption. Consequently, Selva (2004 Selva ( , 2005 developed complexity reduced multipath mitigation (CRMM) algorithms that employ a bank of correlators to reduce the amount of data that needs to be handled by the MLME. Several publications on CRMM discuss various implementation aspects of the algorithm, e.g. Groh and Sand (2008) ; Groh et al. (2011) ; Groh and Sand (2012) . However, none provides a more detailed analysis with respect to real-time or hardware implementation issues.
In Sect. 2 we show the used system model and in Sect. 3 the considered CRMM algorithm is summarized. In Sect.4 the design study including design space exploration for the tracking unit hardware part and prototype implementation for hardware complexity estimation is presented, and in Sect. 5 the results are summarized.
System model and MLME
In this section, we describe briefly the underlying system model of transmitting and receiving a spread spectrum navigation signal and the MLME problem. We consider a rectangular pulse g(t) with cut-off frequency f N . The direct sequence spread spectrum transmit signal is then
where T = N T C and T C = 1/R C denote the spreading code duration and chip duration with R C being the chip rate. The pilot and data symbol sequences d P,m and d D,m , m = 0,...,M − 1 are taken from quartenary phase shift keying modulation. M codewords form the considered time interval for MLME. The spreading code sequences c P,n and c D,n ,n = 0,...,N −1 for the pilots and data are pseudo-noise sequences of length N as defined in EUG (2010). In order to obtain a suitable matrix vector factorization beginning from Eq.
(1), we choose the sampling frequency f S as integer mul- tiple of the chip rate R C yielding Q = f S /R C samples per chip. In order to demonstrate the influence of the multipath propagation on the estimation performance of the LOS path and thereby on the position estimation of the mobile station, the channel is modelled as a fixed channel of length L
where the number of channel coefficients L is assumed to be known to the receiver. a and τ are the amplitude and delay of the -th multipath component. Note that l = 1 corresponds to the LOS component. The TOA τ 1 is related to the distance between the i-th satellite and the receiver as d i = cτ 1 with c being the speed of light. After transmission over the channel (cf. Eq. 2), we obtain the complex valued baseband-equivalent received signal as
where s(t) is the navigation signal transmitted by the satellite and n(t) ∼ N c 0,σ 2 n describes the zero-mean additive white Gaussian noise (AWGN) of the power σ 2 n = E |n(t) 2 | . Sampling y(t), we obtain the receive signal vector
where
∈ C L form the signal matrix and the amplitude vector. The SNR γ is defined according to Eq. (4) as γ = S(τ )a 2 2 / MNQσ 2 n . The MLME {â,τ } ∈ C L is given according to Lentmaier and Krach (2006) by
where the first elementτ 1 inτ denotes the TOA ML estimate. The received signal vector y may contain M = 10 symbols and N = 4092 chips per symbol with Q = 16 samples per chip. Thus, the optimization algorithm for Eq. (5) has to process more than 650 000 samples received within 40 ms, which is prohibitive in terms of computational complexity and power consumption for a mass market GNSS receiver.
CRMM
To overcome the computational complexity of Eq. (5), Selva (2004 Selva ( , 2005 developed the basic CRMM algorithm, which implements the following two steps:
-Data size reduction: the large received signal vector y is transformed by a bank of correlators into a much smaller vector y c before the ML optimization. The subspace transform results in maximum data compression and negligible performance losses. For instance, the observation vector y can be reduced from hundred thousands of samples to y c with a few tens of samples Groh and Sand (2008) . y can be compressed with code matched correlators (CMCs), signal matched correlators (SMCs) and principal components (PCs) or through combining either CMCs or SMCs with subsequent PCs (cf. Lentmaier and Krach, 2006; Sand, 2008, 2012) . Note, in this paper we only focus on SMCs.
-ML optimization: efficient and robust Newton-type optimization algorithms were developed. These algorithms employ interpolation methods to allow arbitrary delay resolution independent of the sampling rate.
Modifications of the CRMM include extension of data size reduction to time-variant signals (Groh et al., 2011) , optimized correlator computation (Groh and Sand, 2012) , and replacement of the Newton-type optimization with expectation maximization or space alternating general expectation maximization algorithms . In this paper, the focus is on the data size reduction of CRMM and its realizability in hardware in the subsequent sections. Whereas the correlator input y receives samples with rate f S , the correlator can output the samples of y c with rates between 1000 Hz to 1Hz depending on M and N. Thus, clearly subsequent complexity reduction or ML optimization will be less critical for hardware implementation.
To asses the performance of MLME with CRMM, we consider the user track depicted in Fig. 1 , which shows an urban canyon scenario in Munich with average building height of 26 m. For at least four LOS satellites, the track is colored green, which is the minimum number of LOS satellites to obtain a reliable position. Figure 2 shows the corresponding root-mean-square error (RMSE) of the position estimate in meter versus the timestep of the track in Fig. 1 . The RMSE was averaged over the same track with the same satellite constellation and urban scenario for 1000 noise realizations. Comparing Figs. 1 and 2, the main error source for the time-steps 20 to 85 and 180 to 255 is due to less than four available LOS satellite signals. On the other hand, the major error source at the start, for time-steps 125 to 145, and at the end is due to multipath propagation although there should be at least four LOS satellite signals available. At these time-steps, CRMM can reduce the RMSE absolute by 7.5 m to 20 m and relative by 200 % to 650 %.
Prototype architecture design exploration
In the GREAT project, we investigated in detail through simulations the performance of CRMM, which is superior to most simple correlators based multipath mitigation algorithms (Hu et al., 2008) . CRMM requires a large number of correlators per satellite to transform the multipath mitigation into a lower dimensional sub-space. A first complexity analysis in GREAT showed that based on the floating point operations per second, CRMM has a comparable complexity with classical correlators based multi-path mitigation algorithms (Hu et al., 2008) . From GREAT, the question remained open, whether it would be feasible to implement CRMM in hardware for instance in a COTS FPGA. The following study ad- dresses this question in more detail with the requirement of 51 integrate and dump units.
Design drivers and top level architecture
Besides the acquisition unit, the tracking unit of GNSS receivers is by far the most complex receiver part which requires high-speed processing on dedicated hardware resources. Primary goal of the prototyping approach was to derive a preliminary architecture design for feasibility study and to acquire complexity estimation data for the tracking unit based on a given FPGA target platform. Detailed assumptions and platform properties are listed in Table 1 . The algorithms and internal quantisation used for the prototyping relies on the freely available GNSS dual-receiver MATLAB SIMULINK models and the corresponding "C"-sources. The top level architecture of the GNSS receiver tracking unit is shown in Fig. 3 , consisting of the three major units "Carrier Wipe-Off" (CWO), "Code NCO and PRN generator", and the "Dual Channel Correlation and Discriminators". Each architecture unit is considered separately in the next sections. Residual elements depicted in the top level architecture (Multipliers, Registers), glue logic, and the main FSM is considered in the final complexity estimation with an adequate lump-sum estimate.
Carrier Wipe-Off (CWO)
The CWO unit is responsible for removing the carrier of the ADC input signal by mixing this signal with a synthetically generated carrier using the estimated frequency and phase from the acquisition and tracking components. Based on the assumptions of a 3-bit ADC input at 16.8 Msps, a 6-bit output signal with the same rate has to be generated by this unit. The basic architecture derived from the available SIMULINK model uses a so called Direct Digital Synthesizer (DDS) to generate the required complex continuous wave signal, mixing is done by per-component multiplication of the complex input signal with the generated signal. The DDS uses a phase accumulator and a sine/cosine Lookup- Table ( LUT) for signal generation: A 32-bit phase accumulator was employed to achieve a frequency resolution of 0.023 Hz which is adequate for the used algorithm, the LUT resolution was set to 3 bit to be compatible with the input resolution. In a first step, the hardware complexity of the individual architecture components was calculated to allow for plausibility checks after synthesis. Note that the control FSM for the unit was not considered in this calculation.
In a second step, the architecture was realized in VHDL and synthesized in the Quartus-II tool suite for the appropriate FPGA target. As an alternative, the synthesis tool was forced to apply DSP blocks for the design.
Both alternatives result in a very small core requiring < 1 % of the full FPGA resources. To further reduce complexity, the architecture could be "curled up" to process only one sample every 5 clock cycles with the assumed clock speed of 100 MHz. This two-step approach with preliminary calculation based on architecture components followed by implementation and synthesis is also used for the remaining units. 
Code NCO and PRN generator unit
The Code NCO and PRN generator unit is utilized to generate a chip-sequence based on the given chip-rate for 1.023 MHz, the estimated code phase and the channel codes and correlators themselves. This unit accepts 32bit codephase inputs in 4 ms intervals, yielding an input data rate of only 250 Hz. The outputs of the generator are 51bit code words for both E1B and E1C channels (so called replica values) at 16.8 Mcodes per second.
The architecture uses a DDS as introduced in the CWO unit to generate code phases at the chip rate of 1.023 MHz with an adjustable phase from the phase estimation. The frequency resolution is also set to 0.023 Hz, so a 32bit quantisation is derived for the phase input and accumulator.
The hardware complexity for the architecture building blocks are estimated and calculated accounting for the symmetry and actual values of the provided correlators and the resulting code index values. It is determined that instead of 51 different code index values, only three actually occur given these parameters. All these properties result in the very compact Correlators Bank, Correlation Adders, and Code Storage, cf. Table 4 . The synthesis results for the VHDL implementation confirm the preliminary complexity results and even undercut the estimation, cf. Table 5 .
The core resembling the Code NCO and PRN generator unit utilizes < 1 % of the full FPGA resources. Same as for the CWO unit, the architecture could be "curled up" to exploit the difference between sample rate and processing speed and further reduce the complexity. It is noteworthy that for different correlators and codes, the resulting complexity could be more than 10 times higher.
Dual Channel Correlation and Discriminators unit
The Dual Channel Correlation and Discriminators unit consists mainly of two independent channel processors which in turn contain two Integrate and Dump units (I&D), a PLL, and a DLL each. The PLL and DLL are only triggered with a 4 ms (=250 Hz) interval which allows for either a highly curled up realization or even the utilization of a general purpose processor like the NIOS-II. Using such a processor, up to 400 000 clock cycles are available to achieve one PLL or DLL result. Alternatively, multiple dual-channel GNSS receivers could share one PLL/DLL processor resource. For all these reasons, the prototyping approach only considers the four I&D units inside the Dual Channel Correlation and Discriminators unit. These units require dedicated hardware resources because of their relatively high input data rate of 16.8 MSps and large-volume data storage. Each I&D unit has to accept the 6bit receiver data coming from the CWO unit at 16.8 Msps (I or Q component) and the 51bit wide code words coming from the Code NCO and PRN generator unit at the same rate. The I&D unit basically multiply-accumulates the incoming data streams 67 200 times which is derived from the ratio between the 16.8 Msps sampling rate and the 250 symbol rate which also constitutes the output rate. Therefore, for each accumulator storage word 23bit are required (6bit + log2(67 200) > 22bit). This task can be fulfilled by straight forward architecture shown in Fig. 5 . The complexity of the building blocks can be calculated from the two main building blocks of this approach, the adders and the accumulator storage itself (Table 6 ). To adapt for the very slow output data rate, a second "shadow storage" will be mandatory. This shadow storage keeps the last accumulation result until it can be transferred to the postprocessing stages (PLL/DLL) and allows the continuous accumulation of newly arriving input data.
This first estimate (multiplied by 4 to get the result for the whole receiver) would already utilize ≈ 7% of the complete FPGA. To reduce complexity, a "curled-up" architecture using the rate difference between processing clock (100 MHz) and data rate (16.8 Msps) was developed and analyzed. This architecture accepts 11 input samples per clock cycle instead of the 51. The timing for this "curled up" architecture is shown in Fig. 6 . Rough calculation of this alternative architecture (cf. Table 7) yielded even worse resource efficiency than the straight forward approach: the accumulator storage still consists of 2 large register banks, additionally Multiplexers and DeMultiplexers are now required to direct the 11 I/Os to the 51 storage locations.
Further investigations into the "curled-up" architecture were performed to reduce the required register resources (DREGs) and the introduced multiplexers and demultiplexers at the same time. To achieve this goal, the 51 × 23bit accumulator registers had to be mapped onto the dedicated RAM resources available in the Stratix-II FPGA: M512 (32 × 18bit) and M4K (128 × 36bit).
This approach requires only very limited additional logic for the adders; the multiplexers and demultiplexers are already available inside the memories addressing capability. For the accumulator storage, a memory depth of 8 was chosen to accommodate for the actually required depth of 5 words. The memories themselves were selected to be "simple dual-ported", therefore read and write accesses can occur at the same time, but not on the same word. All three alternatives have been implemented in VHDL and synthesized. For the RAM-based approach, even an option to force the synthesis to use only the M512 memory resources to increase efficiency in memory utilization was applied. Table 9 shows the results for the Dual Channel Correlation and Discriminators unit, therefore 4 I&D units were considered.
In conclusion, the Dual Channel Correlation and Discriminators unit is by far the most complex part identified in the GNSS tracking unit. Further optimizations could target an improved memory utilization by sharing memory resources at least over all 4 I&D units, even better with all I&D units if multiple receivers are deployed. 
Prototype complexity estimation
The implementation results presented in detail in the previous section are now combined to yield the complexity estimation for the complete dual-channel receiver. As already explained before, residual elements, glue logic and the main FSM are introduced as a lump sum estimate only: 500 ALUTs and 500 DREGs are assumed to cover the required resources even for worst-case scenarios. The combined implementation results for the stated alternatives (see Table 10 and Fig. 7 ) add up to 6650 ALUTs and 10173 DREGs which amounts to ≈ 4.6% and ≈ 7.0% respectively of one complete Stratix-II FPGA.
In conclusion, up to 14 dual-channel receivers could be theoretically realized on the given FPGA platform incorporating all assumptions and limitations made for this receiver prototyping approach. Because of timing and place and route (P&R) limitations, up to 10 full receivers should be feasible. By using the RAM-based approach for the realization of the Dual Channel Correlation and Discriminators unit, the results are not changed significantly: For one dual-channel receiver 7.8 % of the M4K or 12.9 % of the M512 resources of the given FPGA will be required and therefore become the bottleneck. However, if multiple receivers have to be deployed on the same FPGA, the different implementation styles can have massive effects on the scalability of the overall design, especially in terms of timing and P&R. The implementation complexity of the PLL/DLL as well as the acquisition block and all required internal and external interfaces should also be analyzed to further substantiate these findings.
